COMPUTE

Microprocessor Newsletter

Volume 5 Number 2

Spring 1979

A SC/MP LCDS COMPATIBLE 5V 2716 EPROM PROGRAMMER

by John R. Seal John W. Scheer

Faced by the need for a simple, easy-to-implement way to program 5V 2716 EPROMs, we found SC/MP, with its LCDS, to be unquestionably the cleanest solution. This report describes the resulting programming card and accompanying program.

The card used was a VECTOR 4066-4 high-density wirewrapping card which is perfectly compatible with the LCDS bus structure. The card can program four 5V 2716's sequentially and can also serve as an 8K ROM card in a SC/MP system. The only non-LCDS requirement is that 25.7V \pm 1V be provided by an external power supply for programming (this external voltage is, of course, not necessary if the board is not being used as a programmer, but as a ROM card).

As shown in Figure 1 (see page 8), in order to program a 2716, 5V Vcc must be applied first, then Vpp (25V \pm 1V). The address of the byte to be programmed must be presented and OE brought high, the desired data must be presented, and, at least 2 μ sec after the address has become stable, the CE/PGM input is raised to actually begin programming the address. CE/PGM must stay high for 50ms \pm 5ms and then be returned low. After another interval of at least 2 μ sec, OE is returned low for verification of the byte.

To examine our circuit, the high four address bits are brought to a pair of LS85s, each of which is watching half of

Continued on Page 4

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry.

NIBL'ing On The SC/MP

-A few words from a hardcore user

by Erik Skovgaard Nordlundsvej 10 2650 Hvidovre, Denmark

The Tiny BASIC interpreter for the INS8060 called NIBL (National Industrial BASIC Language) is quite a useful tool for simple control applications. It is, however, my feeling that NIBL is not very widely used, perhaps due to the lack of extensive documentation. Let me then attempt to rectify the situation by relating a few experiences with the interpreter. They lie mainly in the following areas:

Terminal I/O

The I/O routines are quite wisely placed in the end of the interpreter from 0F77 (hex) to 0FFF, thus making it possible to write your own I/O and either replace the last ROM or - in case of a MAXIROM - address decode the last section of the ROM in such a manner that 0F77 to 0FFF is ignored and your own routine is used instead.

The original NIBL is meant to run with an ASR 33 Teletype ® at 110 baud with ≥ 2 stop bits which - since the delays are software generated - causes programs with TTY outputs to execute rather slowly. Tables 1 and 2 show the necessary changes in the interpreter to let it function at bit rates of 300, 600 and 1200 baud. Note the difference between SC/MP I and SC/MP II in this respect. The former is assumed to run with a 1MHz crystal and the latter with a 4MHz crystal.

Flag 1 is used by the output routine to set the reader relay on the paper tape reader. If this facility is not used, flag 1 may be liberated by changing the following locations to 08 (NOP):

0F7B, 0F7C, 0F7D, 0F7E, 0F8E and 0F8D.

Thus, the command STAT = 2 now may be utilized.

REQUALIFICATION ISSUE

To continue receiving COMPUTE, the Requalification Form in this issue must be completed and returned. If you don't, you won't be getting COMPUTE anymore, and we wouldn't want that to happen.



Sponsored by National Semiconductor Corporation, 2900 Semiconductor Drive, Santa Clara, California 95051

Program Storage Format

The program lines in NIBL are stored as follows:

1. byte : Line # high 2. byte :Line # low

byte :Total line length (including # and CR)

4. thru Nth byte:The statement line in ASCII format.

(N + 1) th byte:CR (= 0D hex)

The first two bytes in each 4K page contain FF and 0D followed by the actual lines with their parameters. Additionally, the last line in a page is followed by two bytes of FF (= an invalid line # since NIBL only allows line numbers in the range 0 thru 32767) immediately after the last CR.

The first line (including the leading FF, 0D) in page 1 starts at 111E, while all the rest of the valid pages (2 through 7) start at N000. Whenever NIBL is initialized, after a reset for example, it automatically stores FF in the third and fourth position of each page, thus overwriting the first and the second byte in the first line, producing an invalid line number or an end-ofprogram flag. The same thing happens with the command "NEW". So we may conclude the following:

 After RESET or an accidental "NEW", a program in RAM may be retrieved by typing:

For page 1:

@ # 1120 = high #

@ # 1121 = low #

For page N:

@ # N002 = high #

@ # N003 = low #

If the first line in your "lost" program was number 10 then high #=0 and low #=10.

2.) The automatic restart feature that tests for the presence of a valid program in page 2 requires that page 2 is ROM or at least that hardware prevents WRITE during the startup sequence. Otherwise the first line # is overwritten and NIBL proceeds to prompt with a ">", with PAGE = 2.

Linking Subroutines

The addition of machine-language subroutines provides NIBL with the proper flexibility to be used together with highspeed peripherals and also makes it possible to extend the reach of the - otherwise rather limited - instruction set. The statement

LINK #2E00

loads P3 with 2E00 and does a LD @ -1 (3) adjusting P3 to start execution at the proper address with an XPPC P3. Thus no "NOP" is necessary at the beginning of the subroutine, P2 is set to NIBL scratch pad (= 101C) at this point. Although most of its uses are documented in the NIBL source listing, a few additional numbers are nice to have in mind when you use this pointer. It may prove useful to access the variables from the subroutine. See table 3 for the associated addresses. It is also possible to use P2 relative RAM addresses in the subroutine without interfacing with NIBL scratch pad or variables. The range -29 through -127 (decimal) is not used by the interpreter, but note that wraparound occurs so that P2 -29 equals 1FFF, and P2 -127 equals 1F9D. The NIBL program should therefore not go all the way to the bottom of page 1, if you want to make use of the whole range of P2. All registers may be modified in the machine-language subroutine, but if P3 is changed the absolute return address 0970 (hex) must be used for reentry into NIBL instead of the otherwise obvious XPPC P3.

Real-life Programming

Finally a word about parentheses. When using the conditional "IF" statement some caution should be taken. For instance, consider the three ways of writing the following:

(1) IF G>1000 or G<100 GOTO 120

(2) IF (G>1000 or G<100) GOTO 120

(3) IF ((G>1000) or (G<100)) GOTO 120

At first glance they don't seem functionally different, but when executed the first statement only tests for the first condition (G>1000), and (2) produces a syntax error. Only the last statement works properly.

Table 1. NIBL SC/MP I Baud Rate Changes

Address	110 Baud	300 Baud	600 Baud	1200 Baud
0F85	57	A0	FO	60
0F87	04	01	00	00
0F94	85	E6	48	7D
0F96	08	02	01	00
0FB9	08	03	02	01
OFC4	FF	FF	00	C8
OFC6	17	03	08	00
0FD0	8A	FO	50	80
0FD2	08	02	01	00

Table 2. NIBL SC/MP II Baud Rate Changes

Address	110 Baud	300 Baud	600 Baud	1200 Baud
0F85	C3	29	8A	ВВ
0F87	08	03	01	00
0F94	45	11	D4	34
0F96	11	06	02	01
0FB9	11	06	03	01
0FC4	BB	6C	2D	99
0FC6	2F	06	03	01
0FD0	54	21	E5	44
0FD2	11	06	02	01

Table 3. Variables and Associated Addresses

Address*

Variable	Absolute	Relative to P2 (dec.)
A	104F	+51
В	104D	+49
С	104B	+47
D	1049	+45
E	1047	+43
F	1045	+41
G	1043	+39
Н	1041	+37
	103F	+35
J	103D	+33
K	103B	+31
L	1039	+29
M	1037	+27
N	1035	+25
0	1033	+23
Р	1031	+21
Q	102F	+19
R	102D	+17
S	102B	+15
T	1029	+13
U	1027	+11
V	1025	+9
W	1023	+7
X	1021	+5
Υ	101F	+3
Z	101D	+1

^{*}The addresses shown are for the high byte of the variable. The low byte is located one address below.

an 8PST DIP switch for its page assignment. Thanks to SC/MP's convenient timing, the page selection test is completed before a read or write strobe is initiated, so we can latch which (if either) page is selected with the low 12 address bits to simplify decoding which (if any) EPROM outputs should be enabled. Address bit 12 is redundantly latched just because it might come in handy at some future time. The MODE SELECTION truth table (Figure 2, see page 8) shows the actual requirements for all 2716 operations. We keep all OEs high unless actually reading from the ROM, which causes all 2716's that are not being accessed to be in the power-saving mode. To read a 2716, OE and CE/PGM are driven low simultaneously (FLAG 1 should never be high in READ mode). We return to READ mode for verification, which offers an additional function test of the ROM.

In programming, we write the data to the desired address (either a read or write will latch the address). Data is latched at the trailing edge of NWRS when NCSEL (low true Card SELect) is low. FLAG 1 is then raised and it:

- TRI-STATEs the output buffers from the READ mode half of the LS139,
- (2) Enables the output buffers for the PROGRAM mode half of the LS139.
- (3) Enables the data latch's outputs,

- (4) Disables the data buffer to prevent jamming the data bus,
- (5) Turns on the 2N2905 to bring the V_{PP} line to 25.0 volts (note the 0.6V drop across the 1N4005 and 0.1V drop across the 2N2905).

After allowing a generous DELAY (of more than the minimum 2μ sec) for all of the FLAG 1 functions to settle, FLAG 2 is raised, the appropriate CE/PGM line is driven high and DELAY is again invoked to provide the 50ms programming period. FLAG 2 is reset low, and then FLAG 1 is reset (the 2μ sec delay is more than covered) and the byte is read for verification.

The absense of FLAG 1 TRI-STATEs the data latch and the READ strobe latches the address and page selection and completes the enabling of the 81LS95 data output buffer. MSL and MEMSEL are driven low by card selection to accommodate the requirements of the SC/MP Application Card. It should be noted that the 2N2905 is a general purpose PNP transistor in a metal T0-5 case; a 2N3906 was tried initially, it could not handle the programming current, broke down, and destroyed a 2716 by cremating it.

It was found that SC/MP was ideally suited to this project because of the "DLY" instruction. This allowed easy generation of all timing necessary for programming the 2716.

```
.TITLE P2716, 'ROUTINE TO PROGRAM 2716 (EPROM)
 1
 2
             3
             ; +
                 THIS PROGRAM IS USED TO PROGRAM A 2716 EPROM.
 4
             ; +
 5
             : +
 6
             : +
                 IT IS USED WITH NATIONAL'S LODS SYSTEM AND A CARD DESIGNED
 7
             ; +
                 BY THE AUTHORS. IT USES SEVERAL PROGRAMS FROM THE LCDS
8
             ; +
                 PACKAGE AS UTILITIES. ALL JUMPS WITHIN THE PROGRAM ARE
9
                 RELATIVE SO IT CAN BE RUN FROM ANYWHERE IN MEMORY.
             ; +
10
             ; +
             : +
                 WHEN STARTED, THE PROGRAM WILL PROMPT WITH 1/1.
                                                                INPUT IS
11
                 IN THE FORM:
12
             ; +
                         /1000:17FF:2000
13
             ; +
             : +
                 WHERE 1000 = THE STARTING ADDRESS IN HEX, 17FF = THE END
14
                 ADDRESS, AND 2000 = THE STARTING ADDRESS OF THE ROM.
15
             ; *
16
             ; +
                 THE PROGRAM VERIFIES EACH LOCATION AFTER IT IS PROGRAMED
17
             : +
                 AND WILL REPORT ANY ERRORS ENCOUNTERED.
18
             ; +
19
             ; +
             20
21
22
                 ASSIGNMENTS FOR EXTERNAL PROGRAMS
23
24
                      X178E2
25
       7RE2
             PUTC
             GECHO
                   =
                      X17991
26
       7891
                      217350
27
       7350
             GHEX
                    =
                      X17BB4
             PHEX
       7884
                    =
28
                      X17B17
             MESG
29
       7217
                    =
30
                 PROGRAM CONSTANTS
31
             ;
32
             P1
33
       0001
                       1
                    =
             P2
                    =
                       2
34
       00002
35
       0003
             P3
                    =
                       3
                                               SET FOR DISP ON EXT REG
36
       FF30
             ERE6
                      -128
37
             ş
                       .=0
38 0000
```

39 0000 40 0001 41 0003 42 0004	0477 36		NOP LDI XPAH LDI	077 P2 020	SSET P2 FOR SCRATCH PAD
43 0006 44 0007 45 0009 46 000R	32 0478 37 04E1		KDU KDUH KDUL	P2 H(PUTC) P3 L(PUTC)1	SET P3 TO PRINT PROMPT
47 0000 48 0000 49 000F 50 0010 51 0012	040D 3F 040B		XPAL LDI XPPC LDI	P3 0D P3 0A	;PRINT CR, LF & /
52 0013 53 0015 54 0016 55 0018	042F 3F 047B		XPPC LDI XPPC LDI XPAH	P3 1/1 P3 H (GHEX) P3	SET P3 TO GET HEX INPUT
56 0019 57 0018 58 0010 59 001D 60 001F	33 3F 0601		LDI XPAL XPPC LD XPAH	L (GHEX) -1 P3 P3 Q1 (P2) P1	GET STARTING ADDRESS PUT IN P1
61 0020 62 0022 63 0023 64 0024	0601 31 40		KPAL LDE KRI	91 (P2) P1	;TERMINATOR = SPACE?
65 0026 66 0028 67 0029 68 002A	90 D 9 3F 40		JNZ KPPC LDE KRI	START P3	;NO, GO TRY AGAIN ;GET HIGH ADDRESS ;TERMINATOR = SPACE?
69 002C 70 002E 71 002F 72 0031	90D3 3F 0601 37		JNZ XPPC LD XPAH	START P3 Q1 (P2) P3	;ND, GD TRY AGAIN ;GET ROM ADDRESS ; AND PUT IN PS
73 0032 74 0034 75 0035 76 0037 77 0039	33 0100 0B00	LOOP:	LD XPAL LD ST CSA	91 (P2) P3 (P1) (P3)	GET A BYTE FROM RAM PUT IN ROM BUFFER
78 003A 79 003C 80 003D 81 003F	DC02 07 8F00		ORI CAS	5	;SET FLAG 1 ;ALLOW FLAG TO SETTLE ;SET FLAG 2
82 0040 83 0042 84 0043 85 0045	DC04 07 C440		ORI CAS LDI	4 64	HOLD PGM SIGNAL FOR 50 MS
86 0047 87 0048 88 0048 89 0048	06 E404 07		CSA XRI CAS	4	CLEAR FLAG 2
90 0040	07 0300 E100		CAS LD XOR	(P3) (P1)	;READ ROM ;COMPARE TO RAM
94 0054 95 0056 96 0057 97 0059	C473 37 CA33		KDBH KDBH	H(MESG) P3	; IF THEY AGREE, CONTINUE ; ELSE PRINT ERROR MESSAGE ; AND SAVE CURRENT ADDRESS
98 0053 99 0050 100 005E	33 CA04 3F		XPAL ST	P3 4 (P2)	GO PRINT MESSAGE
101 005F 102 0061 103 0063 104 0064	0478 37 0483		XPPC .D3YTE LDI XPAH LDI XPAL	P3 L (PHEX) -1	;PRINT ADDRESS IN HEX
105 0066	00		ALTIE		

5

107 0 108 0	0067 C203 0069 3F 0068 C204 006C 3F		LD XPPC LD XPPC	3 (P2) P3 4 (P2) P3	GET HIGH BYTE OF ADDRESS PRINT IT GET LOW BYTE PRINT IT
111 0 112 0 113 0	006D C47A 006F 37 0070 C4E1		LDI XPAH LDI XPAL	H(PUTC) P3 L(PUTC)-1 P3	;P3 = PUTC
115 0 116 0 117 0	0073 C40D 0075 3F 0076 C40A 0078 3F		LDI KPPC LDI KPPC	0D P3 0A P3	;PRINT CR,LF
119 0 120 0 121 0	0079 C203 0078 37 007C C204		XPAH LD XPAL		RESET P3 TO ROM
123 124 0 125 0	007F 31 0080 01 0081 40	DK:	XPAL XAE LDE		SEE IF DONE
127 0 128 0 129 0	0082 31 0083 40 0084 E201		XPAL LDE XOR JNZ	P1 1 (P2) 3UMP	; IF NOT DONE, GO BUMP PTR'S
131 0 132 0 133 0	1088 35 1089 01 1088 40		XPAH XAE LDE XPAH	P1	TE HOLDONE, OD DOME FIR S
135 0 136 0 137 0	008C 40 008D E200 008F 9C01		LDE XOR JNZ	(P2) BUMP	ADDIE OF STRE
139 0 140 0 141 0	091 00 092 0701 094 0501 096 909D	BUMP:	HALT LD LD JMP	91(P3) 91(P1) LOOP	;DONE, SO STOP ;BUMP ROM POINTER ;GET NEXT BYTE AND BUMP PTR ;GO DO NEXT BYTE
0 0	098 4552 098 524F 090 5220	ERMSG:	.ASCII	TERROR @ T	
	009E 4020 00A0 00 0000		.BYTE .END	0	

+++++ 0 ERRORS IN ASSEMBLY +++++

3C/MP ASSEMBLER REV-C 02/06/76, MODCOMP VERSION 11/20/78 3/24/1979 12: P2716

BUMP EREG ERMSG GECHO GHEX LOOP MESG DK P1 P2 0092 FF80 0098 7A91 7B50 0035 7B17 007F 0001 0002 P3 PHEX PUTC START 0003 7BB4 7AE2 0001

SOURCE CHECKSUM 6878 DBJECT CHECKSUM 03D3

COMPUTE requalification form

This form must be returned by June 1, 1979 for you to continue receiving COMPUTE. Please send the form to the appropriate address (U.S., Germany, Australia, Japan, or Hong Kong) listed on the reverse side.

Attach address label here-		Note Corrections here—
Please answer the question	ns below.	All production of the state of
	eceive the next volume of COMPUT	F?
	ou been receiving COMPUTE?	
III. My title/function:		
<u> </u>	Corporate/Technical management	
_		
	nd development engineering/progra	
	ng services (evaluation, quality con	itrol, reliability, standards, tests)
	ng and procurement	
	and sales	
	nt or educator	
_	or hobbyist	
h. U Other		
IV. Check all that app		
	i. components j. boards	
	use them m. I resell them as	
		essor related components? n. yes o. no
If yes, please answ		
	roprocessor or related items have ye	
D		
	ompany own any of the following?	
	DOS) q. PACE-P w/o DOS	
	DS t. IMP-16P w/o DOS	
v. SC/MP KIT		x. SBC-80/10
VII. How often do you		
y. Always	z. Usually	
What features/artic	cles/notices would you like to see	more of in future issues of COMPUTE?
		A STATE OF THE STA
NIII 0		
VIII. Comments		
		No. of the second 20

COMPUTE Newsletter • Vol. 5 No. 2




FIGURE 1. Programming Waveforms

PINS	CE/PGM (18)	OE (20)	V _{PP} (21)	Vcc (24)	OUTPUTS (9-11, 13-17)
Read	VIL	VIL	+5	+5	D _{OUT}
Standby	V _{IH}	Don't Care	+5	+5	High Z
Program	Pulsed V _{IL} to V _{IH}	V _{IH}	+25	+5	D _{IN}
Program Verify	V _{IL}	VIL	+25	+5	D _{OUT}
Program Inhibit	VIL	VIH	+25	+5	High Z

FIGURE 2. Mode Selection

Schematics for the SC/MP Compatible 5V, 2716 EPROM Programmer can be obtained by writing Scheer Electronics, 2018-C 24th Street, Los Almos, New Mexico 87544. A nominal charge of \$2.00 covering postage and handling is to be enclosed with each order.

UNITED STATES
COMPUTE/5226

National Semiconductor Corp. 2900 Semiconductor Drive Santa Clara, CA. 95051 COMPUTE COMPUTE

National Semiconductor GmbH 808 Fuerstenfeldbruck

Industriestrasse 10, West Germany

AUSTRALIA
COMPUTE
NS Electronics Pty. Ltd.
Cnr. Stud Rd. & Mtn. Highway
Bayswater, Victoria 3153
Australia

HONG KONG
COMPUTE
NS Electronics (HK) Ltd.
4 Hing Yip St., 11th Floor
Kwun Tong, Kowloon, Hong Kong

JAPAN COMPUTE NS International Inc. Miyake Bldg. 6F, 1-9 Yotsuya Shinjuku-ku, Tokyo 160, Japan